CY37064VP84-100JXC

ProducentCypress SemiconductorEURoHSYes (2011/65/EU, 2015/863)Automotive No.
SKU
CY37064VP84-100JXC_CYPRESS_SEMICONDUCTOR
0,00 zł

Zapytaj o ten produkt

Opis / CY37064VP84-100JXC

CPLD Ultra37000 Family 2K Gates 64 Macro Cells 100MHz 3.3V 84-Pin PLCC

Informacje podstawowe

  • ProducentCypress Semiconductor
  • EURoHSYes (2011/65/EU, 2015/863)
  • Automotive No

Informacje dodatkowe

  • Crosses 113
  • PCNs 25
  • FoundINBOMs 1
  • MaskPart CY37064VP84100JXC%
  • IntroductionDate Aug 02, 2000
  • EnablingEnergyEfficiency No
  • SupplierUrl http://www.cypress.com/?app=search&searchType=part&keywords=CY37064VP84-100JXC

Parametry

  • Clock Management N/A
  • Data Gate No
  • Device Logic Cells N/A
  • Device System Gates 2000
  • Family Name Ultra37000
  • I/O Voltage (V) 3.3|5
  • In-System Programmability Yes
  • Individual Output Enable Control No
  • Maximum Clock to Output Delay (ns) 6.5
  • Maximum Internal Frequency (MHz) 100
  • Maximum Operating Current (mA) N/A
  • Maximum Operating Frequency (MHz) 100
  • Maximum Operating Supply Voltage (V) 3.6
  • Maximum Operating Temperature (°C) 70
  • Maximum Propagation Delay Time (ns) 12
  • Memory Size (Kbit) N/R
  • Minimum Operating Supply Voltage (V) 3
  • Minimum Operating Temperature (°C) 0
  • Number of Flip Flops N/A
  • Number of Global Clocks 4
  • Number of I/O Banks N/A
  • Number of Inter Dielectric Layers N/A
  • Number of Logic Blocks/Elements 4
  • Number of Macro Cells 64
  • Number of Product Terms per Macro 16
  • Number of User I/Os 69
  • Process Technology N/A
  • Program Memory Type ROMLess
  • Programmability Yes
  • RAM Bits (Kbit) N/A
  • Reprogrammability Support Yes
  • Speed Grade 100
  • Supplier Temperature Grade Commercial
  • Temperature Flag Opr
  • Tolerant Configuration Interface Voltage (V) 5
  • Tradename Ultra37000
  • Typical Operating Supply Voltage (V) 3.3

Więcej informacji

Do pobrania Download
Main description CPLD Ultra37000 Family 2K Gates 64 Macro Cells 100MHz 3.3V 84-Pin PLCC